

256K (32K x 8) Static RAM

Features


- Temperature Ranges
 - Commercial: 0°C to 70°C
 - Industrial: –40°C to 85°C
 - -Automotive: -40°C to 125°C
- High speed: 55 ns and 70 ns
- Voltage range: 4.5V–5.5V operation
- Low active power (70 ns, LL version, Com'l and Ind'l) — 275 mW (max.)
- Low standby power (70 ns, LL version, Com'l and Ind'l) — 28 μW (max.)
- Easy memory expansion with \overline{CE} and \overline{OE} features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a standard 450-mil-wide (300-mil body width) 28-lead narrow SOIC, 28-lead TSOP-1, 28-lead reverse TSOP-1, and 600-mil 28-lead PDIP packages

Functional Description^[1]

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy <u>memory</u> expansion is provided by an <u>active LOW</u> chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected.

An active LOW write enable signal ($\overline{\text{WE}}$) controls the writing/reading operation of the memory. When CE and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Product Portfolio

| | | | | | | Power Dissipation | | | |
|-----------|---------------|------|----------------------------|------|-------|--|----|-----------------------------|------|
| | | | V _{CC} Range (V) | | Speed | Operating, I _{CC} Standby (mA) (μA | | | |
| Pr | oduct | Min. | Typ. ^[2] | Max. | (ns) | Typ. ^[2] Max. | | Typ . ^[2] | Max. |
| CY62256 | Commercial | 4.5 | 5.0 | 5.5 | 70 | 28 | 55 | 1 | 5 |
| CY62256L | Com'l / Ind'l | | | | 55/70 | 25 | 50 | 2 | 50 |
| CY62256LL | Commercial | | | | 70 | 25 | 50 | 0.1 | 5 |
| CY62256LL | Industrial | | | | 55/70 | 25 | 50 | 0.1 | 10 |
| CY62256LL | Automotive | | | | 55 | 25 | 50 | 0.1 | 15 |

Pin Configurations

| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | DIP op View 28 V _{CC} 27 WE 26 A ₄ 25 A ₃ 24 A ₂ 23 A ₁ | OE 22 A1 24 A3 24 A3 24 A3 24 A3 25 26 27 VGC D1 2 A7 28 1 2 A5 1 2 A5 1 2 A 7 A8 1 4 5 A10 1 4 5 A10 1 4 5 A10 1 2 7 7 8 A10 1 2 8 A10 2 4 4 5 26 7 7 28 1 2 8 7 4 9 7 28 1 2 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 7 7 7 8 7 | TSOP I Top View (not to scale) | 21 A ₀ 20 CE 19 VO7 18 VO5 16 VO5 16 VO4 15 VO3 14 GND 12 VO1 11 VO1 11 VO1 11 VO1 11 VO1 13 A14 9 A13 8 A12 |
|---|--|---|---|--|---|
| A ₁₂ B 21 A A ₁₃ 9 20 C A ₁₄ 10 19 I I/O ₀ 11 18 I I/O ₁ 12 17 I I/O ₂ 13 16 I | OE A11 [] 7 A0 A12 [] 8 CE A13 [] 9 I/O7 A14 [] 10 I/O6 I/O0 [] 11 I/O5 I/O1 [] 12 | 18 | $\begin{array}{c} A_{11} & \Box & 7 \\ A_{10} & \Box & 6 \\ A_9 & \Box & 5 \\ A_8 & \Box & 4 \\ A_7 & \Box & D \\ A_6 & \Box & 2 \\ A_5 & \Box & D \\ V_{CC} & \Box & 2 \\ V_{CC} & U_{CC} & U_{CC} \\ V_{CC} & U_{CC} \\ V_{CC} & U_{CC} \\$ | TSOP I Reverse Pinout Top View (not to scale) | 8 ☐ A12 9 ☐ A13 10 ☐ A14 11 ☐ I/O1 12 ☐ I/O1 13 ☐ I/O2 14 ☐ GND 15 ☐ I/O3 16 ☐ I/O3 18 ☐ I/O4 17 ☐ I/O5 18 ☐ I/O5 18 ☐ I/O5 20 ☐ CE 21 ☐ A0 |

Pin Definitions

| Pin Number | Туре | Description |
|-----------------|---------------|--|
| 1-10, 21, 23-26 | Input | A ₀ -A ₁₄ . Address Inputs |
| 11-13, 15-19, | Input/Output | I/O ₀ -I/O ₇ . Data lines. Used as input or output lines depending on operation |
| 27 | Input/Control | $\overline{\textbf{WE}}$. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted |
| 20 | Input/Control | CE. When LOW, selects the chip. When HIGH, deselects the chip |
| 22 | Input/Control | OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins |
| 14 | Ground | GND. Ground for the device |
| 28 | Power Supply | Vcc. Power supply for the device |

Notes:

 Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T_A = 25°C, V_{CC}). Parameters are guaranteed by design and characterization, and not 100% tested.



CY62256

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | –65°C to +150°C |
|--|-----------------|
| Ambient Temperature with Power Applied | 55°C to +125°C |
| Supply Voltage to Ground Potential (Pin 28 to Pin 14) | 0.5V to +7.0V |
| DC Voltage Applied to Outputs in High-Z State ^[3] DC Input Voltage ^[3] | |
| | |

Electrical Characteristics Over the Operating Range

| Output Current into Outputs (LOW) | 20 mA |
|--|----------|
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | > 2001V |
| Latch-up Current | > 200 mA |

Operating Range

| Range Ambient Temperature (T _A) ^[4] | | V _{cc} |
|--|-----------------|-----------------|
| Commercial | 0°C to +70°C | $5V\pm10\%$ |
| Industrial | –40°C to +85°C | $5V\pm10\%$ |
| Automotive | –40°C to +125°C | $5V\pm10\%$ |

| | | | | | CY62256-55 | | C | | | |
|------------------|---|--|-----------------|------|---------------------|--------------------------|------|-----------------------------|--------------------------|------|
| Parameter | Description | Test Conditions | Test Conditions | | Typ. ^[2] | Max. | Min. | Typ . ^[2] | Max. | Unit |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -1.0 m/ | 4 | 2.4 | | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 2.1 mA | | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | | V _{CC} +0.5V | 2.2 | | V _{CC} +0.5V | V |
| V _{IL} | Input LOW Voltage | | | -0.5 | | 0.8 | -0.5 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \leq V_I \leq V_{CC}$ | | -0.5 | | +0.5 | -0.5 | | +0.5 | μA |
| I _{OZ} | Output Leakage Current | $GND \leq V_O \leq V_{CC}$, Output Disabled | | -0.5 | | +0.5 | -0.5 | | +0.5 | μA |
| ICC | V _{CC} Operating Supply Current | V_{CC} = Max., I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC} | | | 28 | 55 | | 28 | 55 | mA |
| | | | L | | 25 | 50 | | 25 | 50 | mA |
| | | | LL | | 25 | 50 | | 25 | 50 | mA |
| I _{SB1} | Automatic CE | Max. V_{CC} , $\overline{CE} \ge V_{IH}$, | | | 0.5 | 2 | | 0.5 | 2 | mA |
| | Power-down Current— TTL Inputs | $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = f _{MAX} | L | | 0.4 | 0.6 | | 0.4 | 0.6 | mA |
| | | 'MAX | LL | | 0.3 | 0.5 | | 0.3 | 0.5 | mA |
| I _{SB2} | Automatic CE | Max. V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$ | | | 1 | 5 | | 1 | 5 | mA |
| | Power-down Current— CMOS Inputs | $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$. f = 0 | L | | 2 | 50 | | 2 | 50 | μA |
| | | 0.00, 1 - 0 | LL | | 0.1 | 5 | | 0.1 | 5 | μA |
| | | | LL - Ind'l | | 0.1 | 10 | | 0.1 | 10 | μA |
| | | | LL - Auto | | 0.1 | 15 | | | | μΑ |

Capacitance^[5]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |

Notes:


V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "Instant-On" case temperature.
 Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance

| Description | Test Conditions | Symbol | DIP | SOIC | TSOP | RTSOP | Unit |
|---|---|---------------|-------|-------|-------|-------|------|
| | Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board | Θ_{JA} | 75.61 | 76.56 | 93.89 | 93.89 | °C/W |
| Thermal Resistance (Junction to Case) ^[5] | | Θ^{JC} | 43.12 | 36.07 | 24.64 | 24.64 | °C/W |


AC Test Loads and Waveforms



Data Retention Characteristics

| Parameter | Description | | Conditions ^[6] | Min. | Typ . ^[2] | Max. | Unit |
|---------------------------------|------------------------------------|--------------|--|-----------------|-----------------------------|------|------|
| V _{DR} | V _{CC} for Data Retention | | | 2.0 | | | V |
| ICCDR | Data Retention Current | L | V_{CC} = 3.0V, $\overline{CE} \ge V_{CC} - 0.3V$, | | 2 | 50 | μA |
| | | LL | $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$ | | 0.1 | 5 | μA |
| | | LL - Ind'l | | | 0.1 | 10 | μA |
| | | LL - Auto | | | 0.1 | 10 | μA |
| t _{CDR} ^[5] | Chip Deselect to Data Re | tention Time | | 0 | | | ns |
| t _R ^[5] | Operation Recovery Time | | | t _{RC} | | | ns |

Data Retention Waveform



Notes:


6. No input may exceed V_{CC} + 0.5V.



Switching Characteristics Over the Operating Range^[7]

| | | CY62 | 256–55 | CY62 | 256–70 | |
|--------------------------------|-------------------------------------|------|--------|------|--------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| Read Cycle | | | | | | |
| t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns |
| t _{OHA} | Data Hold from Address Change | 5 | | 5 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 55 | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZOE} | OE LOW to Low-Z ^[8] | 5 | | 5 | | ns |
| t _{HZOE} | OE HIGH to High-Z ^[8, 9] | | 20 | | 25 | ns |
| t _{LZCE} | CE LOW to Low-Z ^[8] | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High-Z ^[8, 9] | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power-up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-down | | 55 | | 70 | ns |
| Write Cycle ^{[10, 11} |] | | | | • | • |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| t _{SCE} | CE LOW to Write End | 45 | | 60 | | ns |
| t _{AW} | Address Set-up to Write End | 45 | | 60 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 40 | | 50 | | ns |
| t _{SD} | Data Set-up to Write End | 25 | | 30 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z ^[8, 9] | | 20 | | 25 | ns |
| t _{LZWE} | WE HIGH to Low-Z ^[8] | 5 | | 5 | | ns |
| | | | | | | |

Switching Waveforms



Notes:


- 7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.

- 8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 9. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.
 11. The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}
- 12. <u>Device is continuously selected.</u> \overrightarrow{OE} , $\overrightarrow{CE} = V_{IL}$. 13. WE is HIGH for Read cycle.





CY62256

Switching Waveforms (continued)



[10, 15, 16] Write Cycle No. 1 (WE Controlled)






Notes:

- Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)







Typical DC and AC Characteristics






Typical DC and AC Characteristics (continued)





TYPICAL ACCESS TIME CHANGE



Truth Table


| CE | WE | OE | Inputs/Outputs | Mode | Power |
|----|----|----|----------------|---------------------|----------------------------|
| Н | Х | Х | High-Z | Deselect/Power-down | Standby (I _{SB}) |
| L | Н | L | Data Out | Read | Active (I _{CC}) |
| L | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High-Z | Output Disabled | Active (I _{CC}) |

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range | |
|---------------|-----------------|-----------------|--|--------------------|--|
| 55 | CY62256LL-55SNI | SN28 | 28-lead (300-Mil Narrow Body) Narrow SOIC | Industrial | |
| | CY62256LL-55ZI | Z28 | 28-lead Thin Small Outline Package | | |
| | CY62256LL-55SNE | SN28 | 28-lead (300-Mil Narrow Body) Narrow SOIC | Automotive | |
| | CY62256LL-55ZE | Z28 | 28-lead Thin Small Outline Package | | |
| | CY62256LL-55ZRE | ZR28 | 28-lead Reverse Thin Small Outline Package | | |
| 70 | CY62256-70SNC | SN28 | 28-lead (300-Mil Narrow Body) Narrow SOIC | Commercial | |
| | CY62256L-70SNC | | | | |
| | CY62256LL-70SNC | | | | |
| | CY62256L-70SNI | | | Industrial | |
| | CY62256LL-70SNI | | | | |
| | CY62256LL-70ZC | Z28 | 28-lead Thin Small Outline Package | Commercial | |
| | CY62256LL-70ZI | Z28 | | Industrial | |
| | CY62256-70PC | P15 | 28-lead (600-Mil) Molded DIP | Commercial | |
| | CY62256L-70PC | P15 | 1 | | |
| | CY62256LL-70PC | P15 | 1 | | |
| | CY62256LL-70ZRI | ZR28 | 28-lead Reverse Thin Small Outline Package | Industrial | |



Package Diagrams




51-85092-*B




Package Diagrams (continued)

28-lead Thin Small Outline Package Type 1 (8 x 13.4 mm) Z28

NOTE: ORIENTATION ID MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



28-lead Reverse Type 1 Thin Small Outline Package (8 x 13.4 mm) ZR28



All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



| Document Title: CY62256 256K (32K x 8) Static RAM Document Number: 38-05248 | | | | | | |
|--|---------|---------------|--------------------|---|--|--|
| REV. | ECN NO. | lssue Date | Orig. of Change | Description of Change | | |
| ** | 113454 | 03/06/02 | MGN | Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format | | |
| *A | 115227 | 05/23/02 | GBI | Changed SN Package Diagram | | |
| *В | 116506 | 09/04/02 | GBI | Added footnote 1. Corrected package description in Ordering Information table | | |
| *C | 238448 | See ECN | AJU | Added Automotive product information | | |

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.