

Scale 30:1

## Notes:

1. Color: White
2. Driver IC: SSD1306
3. FPC Number: QT1306P82
4. Interface:  
4-wire SPI, I2C
5. General Tolerance:  $\pm 0.30$

Pin	Symbol
1	C2P
2	C2N
3	C1P
4	C1N
5	VBAT
6	VSS
7	VDD
8	BS1
9	CS
10	RES
11	D/C
12	D0
13	D1
14	D2
15	VCOMH
16	VCC

## 1.5 Pin Definition

Pin Number	Symbol	I/O	Function									
<b>Power Supply</b>												
7	VDD	P	<b>Power Supply for Logic</b> This is a voltage supply pin. It must be connected to external source.									
6	VSS	P	<b>Ground of Logic Circuit</b> This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.									
16	VCC	P	<b>Power Supply for OEL Panel</b> This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and V <sub>SS</sub> when the converter is used. It must be connected to external source when the converter is not used.									
<b>Driver</b>												
15	VCOMH	O	<b>Voltage Output High Level for COM Signal</b> This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V <sub>SS</sub> .									
<b>DC/DC Converter</b>												
5	VBAT	P	<b>Power Supply for DC/DC Converter Circuit</b> This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to V <sub>DD</sub> when the converter is not used.									
3 / 4 1 / 2	C1P / C1N C2P / C2N	I	<b>Positive Terminal of the Flying Inverting Capacitor</b> <b>Negative Terminal of the Flying Boost Capacitor</b> The charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.									
<b>Interface</b>												
10	RES#	I	<b>Power Reset for Controller and Driver</b> This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.									
8	BS1	I	<b>Communicating Protocol Select</b> These pins are MCU interface selection input. See the following table: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>BS1</th> <th></th> </tr> </thead> <tbody> <tr> <td>I<sup>2</sup>C</td> <td>1</td> <td></td> </tr> <tr> <td>4-wire SPI</td> <td>0</td> <td></td> </tr> </tbody> </table>		BS1		I <sup>2</sup> C	1		4-wire SPI	0	
	BS1											
I <sup>2</sup> C	1											
4-wire SPI	0											
9	CS	I	<b>Chip Select</b> This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.									
11	DC	I	<b>Data/Command Control</b> This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I <sup>2</sup> C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.									
12~14	D0,D1,D2	I	<b>Host Data Input/Output Bus</b> When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I <sup>2</sup> C mode is selected, D2 & D1 should be tied together and serve as SDA <sub>out</sub> & SDA <sub>in</sub> in application and D0 is the serial clock input SCL.									

## 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	$V_{DD}$	-0.3	4	V	1, 2
Supply Voltage for Display	$V_{CC}$	0	16	V	1, 2
Supply Voltage for DC/DC (Internal DC/DC Enable)	$V_{DUT}$	-0.3	4.3	V	1, 2
Operating Temperature	$T_{OP}$	-40	85	°C	
Storage Temperature	$T_{STG}$	-40	85	°C	3
Life Time (120 cd/m <sup>2</sup> )		10,000	-	hour	4
Life Time (80 cd/m <sup>2</sup> )		30,000	-	hour	4
Life Time (60 cd/m <sup>2</sup> )		50,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4:  $V_{CC} = 7.25V$ ,  $T_a = 25^\circ C$ , 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

## 3. Optics & Electrical Characteristics

### 3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness ( $V_{CC}$ Supplied Externally)	$L_{br}$	Note 5	130	-	-	cd/m <sup>2</sup>
Brightness ( $V_{CC}$ Generated by Internal DC/DC)	$L_{br}$	Note 6	130	160	-	cd/m <sup>2</sup>
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.28 0.31	0.32 0.35	0.36 0.39	
Dark Room Contrast	CR		-	2000:1	-	
Viewing Angle			-	Free	-	degree

\* Optical measurement taken at  $V_{DD} = 2.8V$ ,  $V_{CC} = 7.25V$ .

Software configuration follows Section 4.4 Initialization.

### 3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Logic	$V_{DD}$		1.65	2.8	3.3	V
Supply Voltage for Display (Supplied Externally)	$V_{CC}$	Note 5 (Internal DC/DC Disable)	7	7.5	8.0	V
Supply Voltage for DC/DC	$V_{RST}$	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	$V_{CC}$	Note 6 (Internal DC/DC Enable)	-	7.5	-	V
High Level Input	$V_{IH}$	$I_{OUT} = 100\mu A, 3.3MHz$	$0.8 \times V_{DD}$	-	$V_{DD}$	V
Low Level Input	$V_{IL}$	$I_{OUT} = 100\mu A, 3.3MHz$	0	-	$0.2 \times V_{DD}$	V
High Level Output	$V_{OH}$	$I_{OUT} = 100\mu A, 3.3MHz$	$0.9 \times V_{DD}$	-	$V_{DD}$	V
Low Level Output	$V_{OL}$	$I_{OUT} = 100\mu A, 3.3MHz$	0	-	$0.1 \times V_{DD}$	V
Operating Current for $V_{DD}$	$I_{DD}$		-	180	300	$\mu A$
Operating Current for $V_{CC}$ ( $V_{CC}$ Supplied Externally)	$I_{CC}$	Note 7	-	5	10	mA
Operating Current for $V_{RST}$ ( $V_{CC}$ Generated by Internal DC/DC)	$I_{RST}$	Note 8	-	10	15	mA
Sleep Mode Current for $V_{DD}$	$I_{DD, SLEEP}$		-	1	5	$\mu A$
Sleep Mode Current for $V_{CC}$	$I_{CC, SLEEP}$		-	2	10	$\mu A$

Note 5 & 6: Brightness ( $L_{br}$ ) and Supply Voltage for Display ( $V_{CC}$ ) are subject to the change of the panel characteristics and the customer's request.

Note 7:  $V_{DD} = 2.8V, V_{CC} = 7.25V, 100\%$  Display Area Turn on.


Note 8:  $V_{DD} = 2.8V, V_{CC} = 7.25V, 100\%$  Display Area Turn on.

\* Software configuration follows Section 4.4 Initialization.

### 3.3.1.2 I<sup>2</sup>C Interface with Internal Charge Pump

**(Special Tips):**


(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



### 3.3.2.2 4-wire Serial Interface with Internal Charge Pump

**Special Tips):**

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



**Recommended Components:**

- C1: 0.1μF / 6.3V, X5R
- C2: 4.7μF / 6.3V, X5R
- C3: 2.2μF / 16V, X7R
- C4: 4.7μF / 16V, X7R
- C5: 0.1μF / 16V, X7R
- R2, R1: 47kΩ
- Q1: FDN338P
- Q2: FDN335N

**Notes:**


- VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.
- VBAT\_in: 3.5~4.2V

\* VBAT will be connected to VDD when VCC be connected to external source (7.5V).

### 3.3.2.2 4-wire Serial Interface with Internal Charge Pump

**Special Tips):**

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



**Recommended Components:**

- C1: 0.1μF / 6.3V, X5R
- C2: 4.7μF / 6.3V, X5R
- C3: 2.2μF / 16V, X7R
- C4: 4.7μF / 16V, X7R
- C5: 0.1μF / 16V, X7R
- R2, R1: 47kΩ
- Q1: FDN338P
- Q2: FDN335N

**Notes:**

- VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.
- VBAT\_in: 3.5~4.2V

\* VBAT will be connected to VDD when VCC be connected to external source (7.5V).

