### TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS062B – Revised July 2003

### CMOS Binary Rate Multiplier

High-Voltage Types (20-Volt Rating)

■ CD4089B is a low-power 4-bit digital rate multiplier that provides an output pulse rate that is the clock-input-pulse rate multiplied by 1/16 times the binary input. For example, when the binary input number is 13, there will be 13 output pulses for every 16 input pulses. This device may be used in conjunction with an up/down counter and control logic used to perform arithmetic operations (adds, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigometric functions, A/D and D/A conversions, and frequency division.

For words of more than 4 bits, CD4089B devices may be cascaded in two different modes: an Add mode and a Multiply mode (see Figs.14 and 15). In the Add mode some of the gaps left by the more significant unit at the count of 15 are filled in by the less significant units. For example, when two units are cascaded in the Add mode and programmed to 11 and 13, respectively, the more significant unit will have 11 output pulses for every 16 input pulses and the other unit will have 13 output pulses for every 256 input pulses for a total of

<u>11 13 189</u> 16 256 256

In the Multiply mode the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second multiplier. Thus the output rate will be 11, 13, 143

16 16 256

#### Features:

- Cascadable in multiples of 4-bits
- Set to "15" input and "15" detect output
- = 100% tested for guescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at  $V_{DD} = 5 V$ 2 V at  $V_{DD} = 10 V$ 2.5 V at  $V_{DD} = 15 V$ 

Meets all requirements of JEDEC Tentative Standard No. 138, "Standard

Specifications for Description of 'B' Series CMOS Devices''


#### Applications:

- Numerical control
- Instrumentation
- Digital filtering
- Frequency synthesis

The CD4089B has an internal synchronous 4-bit counter which, together with one of the four binary input bits, produces pulse trains as shown in Fig. 2.


If more than one binary input bit is high, the resulting pulse train is a combination of the separate pulse trains as shown in Fig. 2.


The CD4089B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



3

COMMERCIAL CMOS HIGH VOLTAGE ICS








Fig. 3 — Typical output high (source) current characteristics.

CD4089B Types



**RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:** 

CHARACTERISTIC		V <sub>DD</sub>	LIŇ	UNITS	
		(V)	Min.	Max.	
Supply-Voltage Range (For T <sub>A</sub> Temperature Range)		3	18	V	
Set or Clear Pulse Width,	tw	5 10 15	160 90 60	- - -	ns
Clock Pulse Width,	tw	5 10 15	330 170 100	-	ns
Clock Frequency,	<sup>f</sup> CL	5 10 15	dc	1.2 2.5 3.5	MHz
Clock Rise or Fall Time,	trCL or tfCL	5, 10,15	-	15	μs
Inhibit In Setup Time,	ts∪	5 10 15	100 40 20	·	ns
Inhibit In Removal Time,	<sup>t</sup> REM	5 10 15	240 130 110	_ <u>_ </u> > ^	ns
Set Removal Time,	tREM	5 10 15	150 80 50		ns
Clear Removal Time,	<sup>t</sup> REM	5 10 15	60 40 30	_ _ _	ns




Fig. 4 — Logic diagram.




Fig. 8 – Typical dynamic power dissipation as a function of input frequency.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>1</sub> = 200 k $\Omega$

CHARACTERISTIC	TES CONDIT					UNITS
		VDD	<u> </u>	LIMITS		01113
		v	Min.	Тур.	Max.	[
Propagation Delay Time, tpHL, tpLH		5	_	110	220	
Clock to Out		10	-	55	110	
		15		45	90	ns
		5	-	150	300	
Clock or Strobe to Out		10	-	75	150	
·		15	-	60	120	
Clock to Inhibit Out		5	-	360	720	
High Level to Low Level		10	-	160	320	ns
<u> </u>		15		110	220	
Low doubte High Lowel		5	-	250	500	
Low Level to High Level		10 15		100	200	rns
				75	150	
Clear to Out		5 10	-	380	760	
		15	_	175 130	350 260	ns
		5				
Clock to "9" or "15" Out		10	_	300 125	600 250	ns
		15	_	90	180	113
·····		5	_	90	180	
Cascade to Out		10 - 45		90	ns	
		15	_	35	70	
		5	-	160	320	
Inhibit In to Inhibit Out		10	_	75	150	
		15	-	55	110	กร
		5	_	330	660	113
Set to Out		10 –	150	300		
		15		110	220	
		5	- 1	100	200	
Transition Time, <sup>t</sup> THL <sup>, t</sup> TLH	÷.	10	-	50	100	ns
		15	-	40	80	
		5	1.2	2.4	- 1	
Maximum Clock Frequency, f <sub>CL</sub>		10	2.5	5	-	MHz
		15	3.5	7		
		5	-	165	330	
Minimum Clock Pulse Width, t <sub>W</sub>		10	- ,	85	170	ns
		15		50	100	
Clock Rise or Fall Time, t <sub>rCL</sub> , t <sub>fCL</sub>		5	-	-	15	
Clock Rise or Fall Time, t <sub>rCL</sub> , t <sub>fCL</sub>		10 15			15 15	μs
Minimum Set or Clear Pulse Width, tw	1	5 10		80 45	160 90	ns
		15	_	45 30	60	115
		5		50	100	
Minimum Inhibit-In Setup Time, t <sub>SU</sub>		5 10		50 20	40	ns
		15	_	10	20	
		5	_	120	240	<u> </u>
Minimum Inhibit In		10	_	65	130	ns
Removal Time, <sup>t</sup> REM	:	15	_	55	110	




Fig. 9 - Dynamic power dissipation test circuit.




Fig. 10 - Quiescent device current test circuit.

92CS-27401R1




Fig. 11 - Input-current test circuit.





Fig. 12 - Input-voltage test circuit.



CHARACTERISTIC	TEST CONDITIO	NS		UNITS		
		VDD		LIMITS		
	. ÷	v	Min.	Тур. Мах.		
		5	·	75	150	
Minimum Set Removal Time, tRE	м	10	-	40	80	ns
		15	— ·	25	50	
		5		30	60	
Minimum Clear Removal Time, tR	EM	10		20	40	ns
		15		. 15	30	
Input Capacitance, CI	Any Input	-	:- "	5	7.5	pF

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C (cont'd) Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$


#### STATIC ELECTRICAL CHARACTERISTICS


-

CHARAC- TERISTIC	CON	DITIO	NS	L.IN	LIMITS AT INDICATED TEMPERATURES (°C)							
	V <sub>0</sub> (V)	V <sub>IN</sub> (V)		55	40	+85	+125	Min.	+25 Typ.	Max.	S	
	_	0,5	5	5	5	150	150		0.04	5		
Quiescent Device	_	0,10	10	10	10	300	300	_	0.04	10	μA	
Current,	_	0,15	15	20	20	600	600		0.04	20	μΑ	
DD Max.	-	0,20	20	100	. 100	3000	3000	-	0.08	100		
Output Law	0.4	0,5	5	0.64	0.61	0.42	0:36	0.51	1	-		
Output Low (Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-		
Outras Link	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	[m/	
Output High (Source) Current, <sup>1</sup> OH <sup>Min.</sup>	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	_		
	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8			
Output Voltage:	_	0,5	5		0	.05		0	0.05			
Low-Level,	-	0,10	10		0		0	0.05				
VOL Max.	-	0,15	15		0	-	0	0.05	l v			
Output	-	0,5	5		4	.95		4.95	5	_		
Voltage	-	0,10	10		9	.95		9.95	10	-	1	
High-Level, VOH <sup>Min.</sup>	-	0,15	15		14	.95		14.95	15	-	1	
	0.5,4.5	-	5			1.5		-	-	1.5		
Input Low Voltage	1,9	_	10	•		3		-		3	1	
VIL Max.	1.5,13.5	-	15			4		-	-	4	۱ <sub>v</sub>	
Input High	0.5,4.5		5			3.5		3.5	. –	-		
Voltage,	1,9	·	10	7 7 -					-			
V <sub>IH</sub> Min.	1.5,13.5	_	15			11		11	-	-		
Input Current		0,18	18.	±0.1	±0.1	±1	±1.	. –	±10-5	±0.1	μ	

. ...

	TRUTH TABLE												
						INPUT	S				OUTPL	ITS	
	Number of Pulses or Input Logic Level {0 = Low; 1 = High; X = Don't Care)										umber of utput Log = Low; F	ic Level	Ì
D	С	В	A	CLK	INH IN	STR	CAS	CLR	SET	OUT	OUT	INH OUT	"15" OUT
0	0	0	0	16	0	0	0	0	0	L	н	1	1
0	0	0	1	16	0	0	0	0	0.	1	1	1	1
0	0	1	0	16	0	0	0	0	0	2	2	1	1.
0	0	1	1	16	0	0	0	0	0	- 3	. 3	1.	1
0	1	0	0	16	0	0	0	0	0	4	4	1	1
0	1	0	1	16	0	0	0	0	0	5	5	1	1
0	1	1	0	16	0	0	0	0	0	6	6	1	1
0	1	1	1	16	0	0	0	0	0	7	7	1	1
1	0	0	0	16	0	0	0	0	0	8	8	1	1
1	0	0	1	16	0	0	0	0	0	9	9	1	1
1	0	1	0	16	0	. 0	0	0	0	10	10	1	1
1	0	1	1	16	0	0	0	0	0	11	11	. 1	1
1	1	0	0	16	0	• 0	0	0	0	12	12	1	1
1	1	0	1	16	0	0	0	0	0	13	13	1	1
1	1	1	0	16	0	0	0	0	0	14	14	1	1
1	1	1	1	16	0	0	0	0	0	15	15	1	1
x	x	x	x	16	1	0	~ 0	0	0	t	t	н	+
x	х	х	X	16	0	1	0	0	0	ι	н	1	1
X	х	х	х	16	0	0	1	0	0	Ĥ	*	1	1
1	х	х	х	16	0	0	0	1	0	16	16	н	L
0	х	х	Х	16	0	0	0	1	0	L	н	н	L
X	Х	Х	X	16	0	0	0	X	1	L	н	L	н






COMMERCIAL CMOS HIGH VOLTAGE ICS

3

\* Output same as the first 16 lines of this truth table (depending on values of A, B, C, D).

<sup>†</sup> Depends on internal state of counter.



Dimensions and Pad Layout for CD4089BH




Fig. 15 - Timing diagram.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

3-213

www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4089BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4089BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4089BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD4089BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4089BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4089BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4089BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4089BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4089BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4089BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4089BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4089BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4089BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Texas Instruments:** 

CD4089BPWR CD4089BE CD4089BPWRG4 CD4089BNSRG4 CD4089BEE4 CD4089BNSR CD4089BNSRE4 CD4089BPWRE4